This article proposed and discussed a kind of sigma-delta A/D converter for load cell signal acquisition, which uses improved charge balance technique. The traditional charge balance sigma-delta A/D converter is stable if and only if the magnitude of the input signal current is less than one half the magnitude of the reference current, which limits the accuracy improvement of load cell. This article examined the stability of an improved version of the charge balance sigmadelta A/D converter. The proposed converter can be designed to be stable for input signals as large as the reference, which is helpful to improve load cell's measurement accuracy.
Introduction
The charge balance-based sigma-delta (SD) A/D converter is a well-known high-accuracy analog-to-digital converter, 1 which is used in measurement circuits of load cells, force transducers, and pressure sensors widely. Due to more and more high-accuracy requirement for weighing and force measuring, there are a number of research works focused on improving the A/ D converters for higher measure precision, [2] [3] [4] and some researchers also used it on different sensors. 5, 6 However, there is a limitation that the traditional charge balance A/D converter may be unstable during data acquisition under certain conditions. There have been several analyses and methods introduced to improve its performance, [7] [8] [9] [10] such as a closed-loop control system designed by Bharti et al. 9 to increase output voltage stability and a single opamp third-order SD modulator designed by Chao 10 for high-resolution applications. But all of these methods/architectures/ models are complicated and expensive. This report discussed the design and theory of a novel improved converter. The proposed charge balance technique can achieve 24-bit performance, so it is suitable for lowlevel unipolar or bipolar signals in signal acquisition circuit of load cell, which can be overcome the limitation of traditional charge balance A/D converter.
Charge balance DS A/D converter
The proposed converter is identical to the traditional version except for one important attribute. Figure 1 is a schematic diagram that illustrates the improved charge balance technique. There is one component of the schematic in Figure 1 that differs from the traditional converter which is the voltage v ramp that is used as the comparator reference. The traditional converter uses a constant voltage of 0 V as the reference, whereas v ramp in the proposed converter is a saw tooth waveform ( Figure 2 ). The slope of the ramp voltage is denoted by m ramp (Figure 2 ). In all aspects other than the comparator reference voltage, the rules of operation of the proposed converter are identical to the traditional version. In both converters, the integrator capacitor is charged and discharged by i sig and I ref during two phases, and the magnitude of the input voltage is determined from the measured lengths of the charging and discharging times. In the proposed converter, however, the transition between phases 1 and 2 occurs when the falling v out ramp crossed the rising v ramp ramp, rather than when v out reaches 0 V. Figure 3 illustrates a typical conversion cycle. The variables (v i and v f ) represent the initial and final values of v out for a single conversion cycle. The variable t x represents the length of phase one, and the total length of the conversion cycle is T 0 . The value of v out at the transition between phases is denoted by v x .
Analyses and discussion

Stability analysis in time domain
In Figure 3 Equation (1) gives the value of v out at the end of a conversion period in terms of its value at the beginning of the conversion period when the input signal is constant. This equation may be used recursively to generate a sequence of peaks in v out that would result from an arbitrary initial value. The recursion can be written in a simpler form
The values of the peaks of v out are represented by v(k), and the constants b and c correspond to the following terms from equation (1) 
Here, c is identical to the corresponding term in the difference equation for the traditional converter, but b is different. The above difference equation generates a sequence of values that converges to an equilibrium value when the converter is stable. All peak values of v out equal this value when the system is at equilibrium. The equilibrium value of peak voltage (v e ) may be calculated from equation (2) . v e (traditional). Figure 5 is a plot of v out during equilibrium for a hypothetical set of parameters for both the traditional and proposed converters. The figure also shows that the equilibrium peak voltage of the proposed converter is greater than that of the traditional converter for the same input signal. In fact, the function v out for the proposed converter is greater than v out of the traditional converter by a constant difference (v x ) over the entire conversion period. This is a consequence of the equality of the corresponding slopes of v out for the two converters. Each converter used the same reference current, which determined the reference slope m ref . The input current i sig , which determined the slope m sig , also is identical for the two converters for this example.
In Figure 5 , although the integrator output voltage is greater for the proposed converter, the time of the transition between the two phases (t x ) is the same for both converters.
Because of the recursive manner in which peaks of v out are produced by the proposed converter in equation (2), there are certain conditions for which the converter is not stable. Successive evaluation of equation (2) using an arbitrary initial value v(0) yields the following
Equation (5) is an expression for the peak in v out after N conversion cycles, given that the input voltage is constant and that the value of v out at the start of the first cycle is v(0). As for both converters, the following condition must hold for stable sequences: lim N !' fv(N)g\'. The sequence of equation (5) (3) into |b|\ 1; then, the inequality for stability condition is obtained
By following the same procedure, the corresponding stability condition for the traditional converter given (m ref is negative) can be obtained
The inequalities of equations (6) and (7) differ only in the m ramp term that appears in the equation for the proposed converter. The stability constraint of equation The inequality of equation (8) must be satisfied if the proposed converter is to be stable for input signals as large as the reference. In other words, the slope of the comparator reference voltage v ramp must be greater than one half the magnitude of the slope m ref if fullscale input signals (relative to the reference) are to be measured. If a suitably steep ramp is used, full-scale signals may be measured, that is, the proposed converter can be stable for duty cycles as high as unity.
Stability analysis in frequency domain
A frequency domain representation of the difference equation (2) provides additional insight into the stability of the proposed converter. A slightly different version of the equation is given as v½k = bv½k À 1 + c. This equation may be modeled by the simple discretetime system shown in Figure 6 .
The term z 21 in the figure denotes a unit delay. The input x
[k] is assumed to be a step function of amplitude c, that is,
. The sequence x [k] is used as an input to the discrete-time model only to supply the constant term c present in the difference equation. The output v
[k] equals the sequence of peaks in v out produced by any initial value v [0] . The equivalent difference equation is given as v½k = bv½k À 1 + x½k, x½k = cu½k. The corresponding system function is obtained by taking the z-transform
The system function of equation (9) has a pole at z = b. This pole is on the real axis because b is a real number (from equation (3)). Figure 7 is a plot of the poles and zeros of the system function.
As the figure indicates, the function has a zero at the origin. This single zero is a manifestation of the single unit delay in the output of the composite system. Poles and zeros at the origin reflect shifts in time, but they do not contribute to the magnitude of the system function; therefore, they do not affect the stability of the system. However, the location of the pole at z = b does affect stability. The magnitudes of all system poles must be less than unity if a system is to be stable; thus, all poles must lie inside the unit circle. This implies that the system of equation (9) is stable if and only if the magnitude of b is less than one, which is equivalent to the stability condition by time domain analysis. The location of the pole on the real axis of the z-plane may be expressed as a function of different parameters, including the various components of slope used in the foregoing analysis. Alternately, the pole location may be expressed in terms of relative input i and a system parameter K. The relative input is defined as the ratio of the input current to the reference current:
The system parameter K can be described as a function of the reference and ramp currents:
The equation describing b in terms of slopes (equation (3)) may be modified in terms of K and i as follows
Equation (10) describes the pole location of the proposed converter. As noted in an analysis before, when K is less than or equal to two, the converter is stable for input signals as large as the reference. Figure 7 . Pole-zero plot of system function of equation (9).
As long as the slope m ramp meets the requirement of equation (8), the converter will converge toward a state of equilibrium from any initial state. However, some characteristics of the convergence depend on the relative values of m ramp and m sig . In the examples shown in Figures 3-5 , the ramp slopes m ramp are greater than the signal slopes m sig , but this is not necessarily true for all stable configurations. In particular, the ramp slope may be less than the magnitude of the reference slope:
If this inequality is true, then the condition of equation (8) is satisfied, and the converter is stable for input currents as large as the reference, and this inequality implies that the signal slope exceeds the ramp slope for some subset of stable input signal magnitudes: m ramp \m sig \jm ref j. Figure 8 shows an example for which these conditions apply.
The values of m ramp and m sig affect the convergence of the converter because they influence the value of the coefficient b of equation (3) that is used in the difference equation (2) . As outlined in the preceding, b also specifies the location of the pole of the discrete-time system that models the converter. The following relationships may be derived from equation (3) As the system converges, each successive v out peak draws closer to the equilibrium value than the previous peak. If b is nonzero, its sign determines whether v out overshoots the equilibrium value with each iteration. When m sig \m ramp and b is positive, there is no overshoot. This condition is illustrated in Figure 9 .
The figure depicts two different v out curves, v out 1 at equilibrium and v out 2 converging to equilibrium. Both the initial and final values of v out 1 equal the equilibrium peak value, v e . The initial value of v out 2 is greater than the equilibrium value by an amount denoted by Dv i .
The peak value of v out 2 at the end of the conversion period is also greater than the equilibrium value by the amount Dv f . The magnitude of Dv f is less than the magnitude of Dv i because the system is stable. Moreover, the sign of Dv i is the same as the sign of Dv f , indicating that v out 2 does not overshoot the equilibrium value for this example. This is a consequence of the positive sign of b and the fact that the ramp slope exceeds the signal slope. The sequence of peaks of v out converges to the equilibrium value from above in this example. Figure  10 illustrates this process for several successive conversion periods.
When the signal slope exceeds the ramp slope and b is negative, the peak value of v out overshoots the equilibrium value with each conversion cycle. This condition is illustrated in Figure 11 .
Two different v out curves are shown again, v out 1 at equilibrium and v out 2 converging to equilibrium. The initial value of v out 2 again exceeds the equilibrium value by Dv i , and the peak value of v out 2 at the end of the conversion period differs from the equilibrium value by the amount Dv f . As shown in Figure 9 , the magnitude of Dv f is less than the magnitude of Dv i , but the sign of Dv i is negative, indicating that v out 2 overshoots the equilibrium value. This occurs because the ramp slope is smaller than the signal slope, causing b to be negative. The sequence of peaks of v out converges to the equilibrium value in an oscillatory manner in this example. Figure 12 illustrates this behavior for a few conversion periods.
If the signal slope and ramp slope are equal, b is zero and there is no overshoot or undershoot. Convergence to equilibrium occurs in only one conversion period, as illustrated in Figure 13 .
The fact that b is zero in this case causes the difference equation be reduced to the simple equation: v½k = x½k = cu½k. This equation is not recursive; thus, the corresponding system function has no poles. It also has no zero because the output v [k] is dependent only on the present value of the input x [k] . This property may be verified by considering the pole-zero plot of Figure 7 . When b is zero, the pole and zero of the system both lie at the origin, effectively canceling each other. The result is a system function that has no zero and no pole. Under these conditions, the system output is a function only of the present input sample, x
[k] = c. When b is zero, the sequence of converter output peaks converges to c after the first iteration of the difference equation, regardless of past values of the output or input, which indicates that the equilibrium voltage v e = c in this case.
Conclusion
In this report, design comparison between traditional and proposed charge balance A/D converter is introduced. Then, stable analysis of a proposed charge balance A/D converter is discussed. The stable input limit formula is demonstrated both in time domain and frequency domain. For the traditional charge balance A/ D converter, it is stable if and only if the magnitude of the input signal current is less than one half the magnitude of the reference current, and the proposed converter can be stable for load cell's input signals as large as the reference. On the other hand, since this report limits the analysis on universal model, for which the metrics and parameters are not clarified, the proposed system model will be verified by experimental data in our future work. We believe that the proposed converter can provide better robust and signal-to-noise ratio for high-accuracy load cell signal acquisition.
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